The influence of different gate metal deposition processes on the electrical characteristics of dielectric/III-V interfaces is investigated. Al 2 O 3 and HfO 2 dielectrics are grown on In 0.53 Ga 0.47 As channels and top metal electrodes are deposited by either thermal evaporation or electron beam deposition. It is shown that metal-oxide-semiconductor capacitors with electron beam evaporated electrodes exhibit substantially larger midgap interface trap densities than those with thermally evaporated electrodes. The damage caused by electron beam metallization can be mitigated by subsequent, long anneals in forming gas.
I. INTRODUCTION
The development of metal-oxide-semiconductor field effect transistors with high-mobility, compound ͑III-V͒ semiconductor channels and high-permittivity ͑k͒ gate dielectrics critically depends on further reducing the typically very high density of interface traps ͑D it ͒ at the dielectric/ semiconductor interface. 1,2 Although numerous studies have investigated the influence of III-V surface preparation and high-k deposition parameters on the electrical quality of these interfaces, the nature of the interface defects, their spatial location, and energy distribution in the semiconductor band gap remain poorly understood. Fewer studies have focused on the role of post-high-k-deposition device processing steps in determining the interface quality. For example, energetic species ͑ions, electrons, and x-rays͒ generated during gate metal deposition may cause significant damage to the III-V semiconductor far below the surface. 3 In this context, several recent studies have reported significant improvements of the interface electrical characteristics after postmetallization anneals in forming gas, which contains a few percent of hydrogen. 
II. EXPERIMENT
High-k dielectrics were deposited on 300 nm thick n-In 0.53 Ga 0.47 As layers ͑Si: 1 ϫ 10 17 cm −3 ͒ grown by molecular beam epitaxy on ͑001͒ n + -InP. The deposition process for the HfO 2 dielectric, which was alloyed with a few percent of Al, has been described elsewhere. 9, 10 Al 2 O 3 was deposited by atomic layer deposition ͑ALD͒ after cleaning the wafer in a de-ionized water:HCl solution ͑1:10͒ for 20 s, followed by 45 cycles of sequential trimethylaluminum ͑TMA͒ and H 2 O pulses at 300°C. Both dielectrics were about 5 nm thick. Metal-oxide-semiconductor capacitor ͑MOSCAP͒ structures were fabricated with either Ni or Pt top electrodes. Pt electrodes were deposited by electron beam evaporation, whereas for the Ni electrodes either electron beam or thermal evaporation were used. In all cases, the top electrodes were about 50 nm thick and deposition was through a shadow mask. Back contacts were Ti ͑20 nm͒/Pt ͑20 nm͒/Au ͑250 nm͒ or Cr ͑10 nm͒/Au͑100 nm͒. For selected samples, a postmetal deposition anneal was carried out at 400°C for 50 min in forming gas ͑95% of N 2 and 5% of H 2 ͒. Frequency-dependent capacitance-voltage ͑CV͒ and conductance-voltage ͑GV͒ measurements were performed from 1 kHz to 1 MHz at room temperature using an impedance analyzer ͑Agilent 4294͒ in the dark. The midgap D it was quantified using conductance maps after series resistance correction, as described in Ref. 2.
III. RESULTS AND DISCUSSION
Figures 1͑a͒ and 1͑b͒ show the CV characteristics of MOSCAPs with Al 2 O 3 dielectrics and Ni electrodes at frequencies between 1 kHz and 1 MHz measured without aNY postelectrode deposition anneal. The frequency dispersion in the capacitance at negative bias is due to midgap D it response, 2 which is much more pronounced when the gate metal is deposited by electron beam deposition ͓Fig. 1͑a͔͒ rather than by thermal evaporation ͓Fig. 1͑b͔͒. A measure of the efficiency of Fermi level response is whether the capacitance reaches the minimum capacitance given by the doping level of the semiconductor, i.e., if the applied bias is sufficient to fully deplete the semiconductor. For the MOSCAPs investigated here, the ideal depletion capacitance is about 0.119 F / cm 2 . 11 The minimum capacitance values at 1 MHz are 0.174 F / cm 2 ͑electron beam deposited gate͒ and 0.135 F / cm 2 ͑thermal gate͒. This indicates that for both MOSCAPs, the Fermi level movement is not quite sufficient to fully deplete the semiconductor and that the MOSCAP with the electron beam deposited gate has a less efficient Fermi level movement, caused by a higher D it . Because of the otherwise identical processing of the MOSCAPs, the results show that electron beam deposition of the gate metal causes a much higher D it than thermal deposition, most likely due to damage to the III-V semiconductor by x-rays and/or secondary electrons. For both MOSCAPs, the electrical characteristics improve after forming gas annealing ͓Figs. 1͑c͒ and 1͑d͔͒. The frequency dispersion at negative bias decreases, in particular, for the MOSCAP with the thermal electrode ͓Fig. 1͑d͔͒, which now has a depletion capacitance of 0.118 F / cm 2 , i.e., the ideal value ͑note that errors in determining the capacitor area correspond to about Ϯ0.007 F / cm 2 ͒. The depletion capacitance for the MOS-CAP with the electron beam deposited electrode is 0.137 F / cm 2 , which, although reduced, indicates that the forming gas annealing was insufficient to anneal out all the damage. In addition, the frequency dispersion in accumula- tion is also reduced after the forming gas annealing, to 2%-3% per decade from ϳ5% per decade for both MOSCAPs. Figure 2 shows a comparison of the frequency-dependent CV of MOSCAPs with HfO 2 gate dielectrics and with Pt electrodes deposited by electron beam deposition and Ni electrodes by thermal evaporation, respectively. These capacitors have a higher accumulation capacitance density because of the higher dielectric constant of HfO 2 . MOSCAPs with Ni electrodes have a slightly lower accumulation capacitance density, most likely because of some degree of oxidation of the Ni. Without forming gas annealing, the MOSCAP with the electron beam deposited electrode ͓Fig. 2͑a͔͒ shows much larger midgap D it , as evidenced by a large frequency dispersion at negative biases and a minimum capacitance of 0.122 F / cm 2 that is higher than the ideal depletion capacitance. In contrast, the MOSCAP with the thermal gate electrode ͓Fig. 2͑b͔͒ shows only a small "hump" at negative bias and the ideal minimum capacitance ͑0.119 F / cm 2 ͒, even without the forming gas anneal. After forming gas annealing, the damage from electron beam metallization is largely recovered, see Fig. 2͑c͒ .
For a more quantitative measure of the midgap D it , Fig. 3 shows maps of the normalized parallel conductance, ͓͑G p / ͒ / Aq͔, as a function of frequency and gate bias for the MOSCAPs with Al 2 O 3 gate dielectrics and thermal electrodes ͓Figs. 3͑a͒ and 3͑c͔͒ and with HfO 2 gate dielectrics and electron beam deposited electrodes ͓Figs. 3͑b͒ and 3͑d͔͒, before and after forming gas annealings. Here, G p is the parallel conductance, is the angular frequency, A is the MOSCAP area, and q is the elemental charge. For the analysis, an oxide capacitance of 1.57 F / cm 2 for the Al 2 O 3 MOSCAP and 3.1 F / cm 2 for the HfO 2 MOSCAP were used, which were determined independently through a thickness series and the Terman method, respectively. 9 The D it at about 0.3 eV below the conduction band edge can be estimated by multiplying ͓͑G p / ͒ / Aq͔ max with a factor of 2.5. 
SUMMARY AND CONCLUSIONS
In summary, we have shown that deposition of gate electrodes using electron beam evaporation causes a significant degradation of high-k/III-V interfacial electrical characteristics, as exhibited by a large midgap D it . Comparison with MOSCAPs with electrodes deposited by thermal evaporation and processed under otherwise identical conditions demonstrates that the very large midgap D it is indeed caused by the electron beam deposition process and is not intrinsic to the as-deposited high-k/III-V interface. The results further demonstrate that the reason for D it reduction by forming gas treatments consists of annealing out of damage in the III-V semiconductor and is not due to the passivation of defects by hydrogen, i.e., as for SiO 2 /Si interfaces. This also explains the fairly long annealing times that are required to restore the interface electrical properties. As shown in the literature for III-V quantum wells, 3 even the thermal electrode deposition process is likely to cause some damage. In particular, for MOSCAPs with Al 2 O 3 dielectrics and thermally deposited electrodes, reduction in D it was seen after forming gas anneals. Future studies should investigate electrodes deposited by chemical vapor deposition or ALD, which may allow for even lower D it . 
